SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: TGPTNDR who wrote (29153)2/27/1998 6:16:00 PM
From: Larry Loeb  Respond to of 1573850
 
Didn't Intel use a four layer process for the Pentium/Pentium II?

Larry



To: TGPTNDR who wrote (29153)2/28/1998 2:16:00 PM
From: Paul Engel  Respond to of 1573850
 
TGP - Re: " INTC will have to go to 4, then 5 layer construction -"

Intel's 0.35 micron process, running in high volume since early 1995, uses 4 layers of metal.

Intel's 0.25 micron process - now running in 3 Fabs - uses 5 layers of metal. Tillamook and Deschutes chips use this process.

Intel's 0.18 micron process - far along in development - uses 6 layers of metal. Merced will use this.

Paul