Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : IDTI - an IC Play on Growth Markets -- Ignore unavailable to you. Want to Upgrade?

To: Rob S. who wrote (7142)	3/4/1998 12:12:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 11555

RE:"Isn't Intel planning to come out with a successor to Covington that will have a backside on-chip L2 catch?" Rob, My understanding is that the Covington follow-on will have an integrated L2 cache. i.e. the L2 will be part of the CPU die, as opposed to a separate "backside" die (as is used in PII.) This is a more cost effective approach than a backside L2, and should provide good performance. The big question with PII based cores is- can they be manufactured cheaply enough to compete with C6 and Media GX, at the profit margins Intel requires to keep their investors happy? My guess is no. Scumbria