Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Dave who wrote (51752)	3/31/1998 10:56:00 PM
From: Paul Engel	Respond to of 186894

Dave - Re: "Mendocino having an L2 cache integrated to the CPU, is this similiar to the Pentium Pro? Or, is the proper terminology L1 cache?" No - the Pentium Pro has/had an L2 cache - a SEPARATE SRAM chip - housed in the same package as the Pentium Pro chip. This was a dual cavity package. The Pentium Pro was connected to the SRAM chip via wire bonding techniques, connecting to a special GTL+ (Gunning Transistor Logic) interface on both Pentium Pro and SRAM chips. The Mendocino will have the L2 SRAM chip on the SAME piece of silicon as the Pentium II/Deschutes device. The connections will be done via metallization buses - address and data - running from the Deschutes CPU section to the L2 SRAM section, using the built in cache controller on the L2 Deschutes. The proper term is MONOLITHIC - one piece of silicon - not TWO. Paul