Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (25788)	4/9/1998 12:17:00 AM
From: Scumbria	Respond to of 33344

RE:"If they are going to add back the L2 cache why don't they just lower the price of the pentium II?" Jim, The PII uses a "backside L2", which is a separate die mounted on the same substrate. This is an expensive solution, similar to what IBM would call a "muti-chip module." Mendocino (the second generation Celery) will use an integrated L2 manufactured on the same die as the CPU. It is a much lower cost solution than PII. It is made possible by process technology advances which allow for huge transistor counts on a single die. Scumbria