Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Cymer (CYMI) -- Ignore unavailable to you. Want to Upgrade?

To: Justa Werkenstiff who wrote (16517)	4/14/1998 10:48:00 AM
From: BillyG	Read Replies (1) \| Respond to of 25960

Even with the cutback in capital spending, it appears that the Japanese chipmakers are embracing DUV technology. In the following press release, Hitachi announces the availability of 0.18 micron cell-based ASICs. It will begin taking orders this June....... nikkeibp.asiabiztech.com Hitachi Ltd. said it will start producing cell-based ICs, a kind of application specific integrated circuit, using 0.18-micron complementary metal oxide semiconductor (CMOS) process technology. The company will start accepting orders for products in June 1998. The gate length of a transistor is 0.2 micrometers, and effective channel length is 0.18 micrometers. High integration, low-power consumption and high performance have been attained using the leading-edge technology. Its integration density has been raised up to 25 million gates per chip, five times that of the company's current products using 0.35-micron gate length, company officials said. The new product's power consumption has been reduced to 0.04 microWatt per gate MHz at 1.8V, one-fifth that of current products. An optional function can be installed to reduce its stand-by power consumption. With the gate delay time of 75 picoseconds and maximum operation frequency of 400MHz, its performance has been raised about three times that of current products, company officials said. It has five metal layers. The company has prepared a library of about 600 kinds of cells to make logic synthesis effectively, memory compilers and simulation models that enable users to design RAMs and ROMs coherently on a workstation and other software. A 100-296 pin quad flat package (QFP), a QFP with heat spreader, a 352 pin ball grid array (BGA), a 135-401 pin grid array (PGA) and a 112-264 pin chip size package (CSP) are available as packages for the new ICs. A 5-million gate microchip packaged in a 352-pin BGA will be 50,000 yen (US$376) when purchased in bulk (minimum 10,000 units). Information is available in English at: hitachi.co.jp (Nikkei Microdevices)