Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Ali Chen who wrote (5734)	4/23/1998 9:32:00 PM
From: Elmer	Respond to of 6843

<I believe you got it all backwards as usual. The L1 dominates processor's die area, and the probability that a defect hits the L1 area would dominate. Intel yields are "good" BECAUSE of the redundancy technique, not opposite as you tend think. IMHO.> You need to take another look at a die Ali. L1 does not make up a majority of the die area. In fact AMD would benifit more by redundency because their L1 is 2x Intel's, though more compact. AMD also reduced their die size by going "lite" on the FPU, saving transistors. EP