SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Maxwell who wrote (5806)4/27/1998 12:07:00 AM
From: Yousef  Read Replies (1) | Respond to of 6843
 
Maxwell,

Re: "I am just giving Paul an example of the dimension. I am sure their
trench is more like 0.4 to 0.5um."

Yeah right, Maxwell ... I'm sure that Moto is using .4um - .5um lines
with their advanced processes (.25um or .18um). Next you will tell me
that they are still using I-line lithography. BTW, I wouldn't use a
collimator ... or ... I would make you (Maxwell) clean the collimator
after every 200 wafers. <ggg> Maxwell, have you ever cleaned/opened
a high-vac sputtering system ??

Make It So,
Yousef



To: Maxwell who wrote (5806)4/27/1998 10:41:00 AM
From: Kenith Lee  Read Replies (1) | Respond to of 6843
 
Maxwell,

You are wasting your time to educate Yousef. If Intel has the Cu technology identical to the one you had discribed, he would have responded differently.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News