Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Maxwell who wrote (5848)	4/28/1998 3:13:00 PM
From: Paul Engel	Respond to of 6843

Maxwell - Re: ' I am wondering how fast the SRAM would go if they shrink the gate to 0.18um." SRAMs with 0.18 micron gates will go PRETTY FAST! Remember - Intel demoed a 0.25 micron Pentium II (Deschutes) with active cooling (Refrigeration) running at 700 MHz. This chip had the L1 cache SRAM at 0.25 microns and "presumably" the L2 cache running at 350 MHz (700/2) or 700 Mhz (full CPU speed). So, 700 Mhz at 0.25 micron process (probably 0.18 micron Leff) is not out of the question for SRAM. The real issue is I/O - transferring data at that rate between the CPU and the cache. Intel has a unique approach with GTL+ buses that seem to handle this well. AMD will be putting the L2 cache (256 K) on the K6+3D, as well as Intel with their Mendocino (128 K) and Katmai II (256 K) on-chip L2 caches - so the data transfer becomes a non-issue for these L2 caches . Paul