Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : IDTI - an IC Play on Growth Markets -- Ignore unavailable to you. Want to Upgrade?

To: Frank Povoski who wrote (8454)	5/20/1998 3:55:00 PM
From: Harold Engstrom	Respond to of 11555

Frank, I thought the C6 did not have an FPU or MMX.

To: Frank Povoski who wrote (8454)	5/20/1998 4:17:00 PM
From: Frank Povoski	Respond to of 11555

Harold, From the C6 datasheet: 2.3.7 FP-Unit In addition to the basic integer execution unit, the IDT WinChip C6 processor has a separate 80-bit floating-point execution unit that can execute floating-point instructions in parallel with integer instructions. The floating-point unit is designed to maximize clock frequency and to minimize chip size while providing adequate levels of floating-point performance for typical desktop use. Some floating-point instructions are pipelined, but some are only partially pipelined. The IDT WinChip C6 processor issues only one instruction per clock but most integer instructions and most floating-point instructions can execute in parallel. The floating-point unit is dynamically turned off when not used to reduce power requirements. 2.3.8 MMX-Unit The IDT WinChip C6 processor contains a separate execution unit for the new MMX-compatible instructions. The MMX architecture registers are the same as the floating-point registers, otherwise the MMX execution unit has its own adder, multiplier and shifter separate from the floating-point unit. The MMX unit is dynamically turned off when not used to reduce power requirements.