To: Ibexx who wrote (4380 ) 5/30/1998 6:20:00 PM From: Estephen Respond to of 93625
Re. Merced is a generation above (so to speak) the katmai set. Isn't katmai a 32 bit processor? thanks in advance. "I am afraid you got the order reversed". Ibex, This is the understanding that I have and I am sure it is correct from the infomation available. Katmia is the Processor due in the first or second quarter of 1999. It is support by caimo (rambus) chip set and is design for PC application. It is the first step to drive rambus into the main pc memory. Always has been. Merced is scheduled for 2nd half (now year 2000) and is for high end work stations and servers. as long as the schedule for katmia has not changed. Rambus is on track. I say buy or hold. Is katmai 32 bit? "The successor of the Pentium II at 100 MHz FSB will be Katmai, starting to ship in Q1/99, initially at 450 MHz, then soon moving to 500 MHz. Katmai will have the new MMX2 instruction set, which includes double precision floating point SIMD (single instruction multiple data) instructions. This new instruction set will accelerate 3D graphics by a significant amount, being superior to AMD's single precision SIMD instructions used in the upcoming K6-2. Tanner will be some kind of IA32 Merced, succeeding the Pentium II Xeon Slot 2 CPU, but mopst likely keeping its name. Tanner will include the new MMX2 instruction set of Katmai and will probably start off with 450 or 500 Mhz clock speed. Merced is supposed to launch in the second half of next year, using a new slot called 'Slot M'. A few Merced IA64 tidbits are its 'explicit parallelism', which results in several parallel machine codes after compilation of the source code. This baby runs under the name 'EPIC' for 'explicit parallel instruction computing'. Merced will offer 128 integer and 128 floating point registers and multiple integer and floating point units, which can all work in parallel. Intel calls this 'massive hardware resources'. IA32 is only capable of 'implicit' parallelism, resulting in one machine code after compilation. IA32 offers only 8-32 integer and 8-32 floating point registers and has only got 'few' integer and floating point units, if I'm not mistaken 'few' is an actual 'two'."