Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (33238)	6/15/1998 1:53:00 PM
From: Petz	Read Replies (1) \| Respond to of 1573711

EP, re:<They should have the same schedule [Katmai, Tanner]. They're the same chip.> Originally, I believe the Tanner was supposed to be a new design with a faster core. Fullspeed or halfspeed bsb is configurable on Deschutes so it must be on Katmai also. From the processor point of view, that's the only difference between Slot1 & Slot2, to my knowledge. Since bsb (backside bus) only communicates with cache inside the slot package, why did Intel design a new package (Slot2)?????: 1. On 0.35æ the Slot1 package couldn't dissipate the heat generated by the faster L2 cache chips? 2. Made it bigger to allow 2 CPU's in one slot? If so, when will these new versions appear? 3. Make a new slot so if anyone else reverse engineers and/or gets license to Slot1 technology, Intel can make it quickly obsolete. The correct answer is mostly (3). (1) only applies for the now-obsolete 0.35æ chips, (2) hasn't seen the light of day yet, (3) is typical Intel behavior. Petz