Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Profits who wrote (33284)	6/15/1998 2:29:00 PM
From: Jim McMannis	Respond to of 1573682

Anyone know if this is correct? "The way the K6-3 will work, the built-in L2 cache will appear to be just a big L1 cache. Because of this the L3 cache on the motherboard will operate exactly as if it were L2 cache serving a K6(2) - this is so the K6-3 remains drop-in compatible with the previous K6 chips. The cacheable area is almost certainly purely determined by the motherboard - 1MB will probably give you 255 MB in write-through and 127 MB in write-back mode (assuming an MVP3 chipset). The cacheable area of the built-in L2 cache is likely to be very large (just like it is on the PPro - but not the P2)." ----------------------------- From what I've read the K6-3 will have 64k of L1 and 256k of L2 cache on the chip. Is this also correct? Jim