Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Dell Technologies Inc. -- Ignore unavailable to you. Want to Upgrade?

To: Meathead who wrote (48764)	6/23/1998 3:28:00 PM
From: Meathead	Respond to of 176388

Re: Will RDRAM PC be like having 128MB of cache memory? Yep. For example, PII 400Mhz slot 1 architecture has a backside bus (L2 cache) frequency of 1/2 the core. That's 8bytes x 200Mhz = a bandwidth of 1.6GB/sec which is equal to single channel RAMBUS. RAMBUS is scaleable... dual channel = 3.2GB/sec and on and on, I think you can guess where this is heading. Correction, the CPU will still be constrained by the FSB speed and byte width. L2 cache will still be necessary to achieve bursts at full core speed. The added memory bandwidth will essentially be able to feed all of the other data hungry devices simultaneously competing for memory access. MEATHEAD