SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (33809)7/1/1998 2:47:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1572483
 
RE:"The 1.2 GigaHetrz performance was obtained executing only instructions in the on-board cache."

Paul,

Excellent. Cache datapath is generally the limiting factor in CPU clock speed. If they are running the L1 cache at 1.2 GHz, they are poised to make some screaming fast parts.

Scumbria



To: Paul Engel who wrote (33809)7/1/1998 6:04:00 PM
From: Tony Viola  Read Replies (1) | Respond to of 1572483
 
Paul, Re: "This chip was an Integer-Only processor and used only a limited subset of the
Power PC instructions."

Sounds like the microprocessor version of the ring oscillator we used to build in the old days with an odd number of inverters. It would go a lot faster than any useful logic!

Tony


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News