SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (27794)7/2/1998 5:30:00 PM
From: Joe NYC  Read Replies (1) | Respond to of 33344
 
Scumbria,

It was interesting to note that the full speed L2 on Xeon produces no performance benefit in single processor systems. More evidence that memory bandwidth is relatively unimportant compared to memory latency.

L2 at the CPU clock speed increases bandwidth, but doesn't it reduce latancy somewhat as well? Maybe half a cycle compared on the first access, compared to L2 running at 1/2 speed of CPU?

Joe


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News