Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: FJB who wrote (34244)	7/10/1998 9:33:00 PM
From: Paul Engel	Read Replies (2) \| Respond to of 1571685

Robert - Re: "RE:Dixon I'm assuming they will make this on 0.18..." Initially, the DIXON will be a 0.25 micron part. The "hooks" for adding the second block of 128 K L2 cache were put on the Mendocino by the designers. Once the Mendocino was tested and found to be functional, the designers then placed the second 128K L2 SRAM block next to the first 128 K SRAM block, added the interconnect and taped it out - following the formal verifications, DRCs, etc. Intel has a lot of confidence in their 0.25 micron process and yields and they are bringing up Fab 14 in Ireland to add to the existing US fabs. The 0.18 mciron process will require a new layout - since it utilizes a 6'th layer of metal and some exotic Source-Drain technology. Paul