Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (34458)	7/14/1998 2:17:00 PM
From: Tony Viola	Read Replies (2) \| Respond to of 1576250

Jim, Re: "Mendocino...At 165 mm2 there would only be approx. 140 possible good die in a wafer. At even 80% yield, that's 112 good die. At a $150 ASP??? Am I missing something here? Doesn't the 165 mmý of Mendocino real estate include L2 cache of 128 KB, which, for PII, or any other æP has to be on other chips or on another die, a'la PPro? So, overall CPU design, including L2, is only one chip for Menocino, vs. several for PII or any other æP. Advantage, Mendocino! Correct me if I'm wrong. Thanks. Tony