SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (35236)7/29/1998 10:50:00 PM
From: Time Traveler  Read Replies (1) | Respond to of 1573001
 
I strongly disagree with Motorola's Venkatesan on "the most important capacitance is between metal lines on the same layers". This is cross-talk. It can be reduced with proper lay-out. The most important capacitance is still caused by the channel. One of the capacitances is mentioned by our Maxwell, the Miller Capacitance. Ask Maxwell. He knows.

Venkatesan also went on to say "if you use copper as the trace, it has about 30 percent less resistivity than aluminum, so you can make it 30 percent thinner". Just how would 30 percent thinner metal trace be of any benefit? Does it make the die size smaller? I don't think so.

Time Traveler



To: Pravin Kamdar who wrote (35236)7/30/1998 12:13:00 AM
From: Yousef  Respond to of 1573001
 
Pravin,

Re: "I guess you are saying that you feel that your formation/understanding
on this topic is better than the section manager for high-performance logic
technology at Motorola. Are you sure?"

I am very confident in my assessments and technical knowledge ... I work
in process development. BTW, I would have been more impressed with
Fabio comments from Motorolo.

Make It So,
Yousef



HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News