Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Maxwell who wrote (35363)	8/1/1998 12:11:00 AM
From: Elmer	Read Replies (1) \| Respond to of 1574261

Re: "1) Bus is dual data rate with bus speed at 333MHz talking to CPU using a Tsumani chipset. On the other side you have 2 sets of SDRAM running at 100MHz. These two sets can transfer data simultaneously. It is equivalent to one set of DIMMs running at 200MHz." So what's the point of running at 333mhz? Re: "2) Alpha SMP is different than PII SMP. In PII SMP, multiples CPUs share 1 bus that talks to the chipset. This means only 1 CPU can transfer at a time while the rest must wait for their turn. " While technically true, you miss the point of a split transaction bus. With large L2, and split transactions, the Intel bus does not saturate below 4 processors, so what's the difference? The other CPU's aren't waiting to any significant degree. The Alpha bus does show what can be done when price is no object, but on a price/performance basic, Xeon is the hands down winner. EP