Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (35493)	8/4/1998 6:53:00 PM
From: Paul Engel	Read Replies (1) \| Respond to of 1574386

McMannis - Re: "According to Paul Engel, Slot 1 is not compatible with having an external L2 on the mobo. " I was referring to an external L2 cache running off the Backside Bus of the Pentium II. This bus is not brought out to the system board, so L2 cache cannot be interfaced to the Pentium II backside bus - IN THAT MANNER. However, ELMER is correct - an L2 cache can be interfaced to the Front Side Bus - assuming, of course, that a chip set was designed to handle this ny incorporating an L2 cache controller. This would defeat the main purpose by adding cost to the system with marginal speed improvement. Intel clearly has the correct long term strategy with Mendocino - incorporating a full speed L2 cache to the CPU core itself. Paul