Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (36374)	8/26/1998 7:50:00 PM
From: Pravin Kamdar	Respond to of 1574212

Petz & Scumbria, Aren't you guys forgetting that the K6-3 will also use off-chip L3 cache? At least the chip road map in my annual report says so. A K6-3 with 256 Kb of 400 Mhz on-chip cache and 1 MB of 100 Mhz off-chip L3 cache should get more than a 10% performance boost. I would bet it is closer to 25%. Also, AMD has shown that they make other small performance tweeks that are not publicized. Pravin.

To: Petz who wrote (36374)	8/26/1998 10:11:00 PM
From: Scumbria	Respond to of 1574212

I would expect the K6-3 to be faster than the K6-2 at 300 MHz by about 10%, as you say. But its benchmarks will scale with clock speed much better than the K6-2 with its fixed L2 cache speed Petz, Your argument has some validity. However, the K6-3 will suffer from an effect that PII and Mendocino are immune from. Because K6-3 will still use a large off chip cache to push it's benchmark scores beyond PII, the performance improvement with clock speed will be diminished. PII and Mendocino have (for better or worse) their entire L2 cache onboard. K6-3 will experience a large percentage of L2/L3 hits in the fixed speed off chip cache. Scumbria