Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (64497)	9/11/1998 3:20:00 PM
From: Timothy Liu	Respond to of 186894

AGP bus is point to point at this moment and only support 1 slot. Maybe PCI-X can use the deep pipeline improvement. With signal quality already pretty bad on 66Mhz PCI, it will be interesting to see how they support multiple slots. Tim

To: Tenchusatsu who wrote (64497)	9/11/1998 7:53:00 PM
From: rudedog	Read Replies (1) \| Respond to of 186894

this initiative is aimed primarily at servers and addresses the potential bandwidth overload when a large number of high bandwidth devices (array controllers, cluster interconnects etc) are loaded into a very large configuration, like the 8-way XEONs coming soon to a theater near you. CPQ already provides guidelines as to how and where to install cards in a mixed-speed environment. these are multi-bus systems, and so putting slower cards on an isolated segment allows fast operation on other segments. PCI operations which do not involve the CPU are also a big factor in these designs, so bridge and individual bus operations have importance independent of memory or CPU access speeds.