Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : C-Cube -- Ignore unavailable to you. Want to Upgrade?

To: J Fieb who wrote (35896)	9/13/1998 9:03:00 AM
From: BillyG	Respond to of 50808

Jon, thanks for all of the great articles from IBC. Are you sure you're not in Amsterdam? <g> <<Important to this whole solution is the memory architecture. The MPEG chip and CPU are connected to two processor busses because we want data flying though the MPEG decoder all the time. With the crossbar switch, the decoder can still get to and back from the processor without the MPEG memory being interrupted. It appears as a unified memory architecture without the drawbacks.>> The IBM architecture is not a big deal. The article does not make the actual architecture clear. It appears to be one of several common approaches to allowing multiple processors to cooperate and communicate while still allowing independent operation and minimizing memory access conflicts.