Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (37219)	9/19/1998 12:46:00 PM
From: Elmer	Respond to of 1580215

Re: "EP, Re: <Where are you going to get a L3 cache controller John?> Sheesh, pretty simple stuff, I didn't realize Intel was so clueless. There is no difference between an L3 cache controller and an L2 cache controller. (L2 cache on Socket 7 motherboards will automatically be L3 to a K6-3.)" Sheesh, pretty clueless aren't you John. You were talking about Mendocino, not Sharptooth. Here's what YOU wrote. "Intel's answer to Sharptooth? One possibility for Intel is to embed the Mendocino die into a Slot 1 module with 512K L3 cache. " Soooo, let's try this again John. Where are you going to get the L3 controller? EP