Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (65456)	9/25/1998 7:51:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 186894

Re: "It would be absurd to use an MP bus/memory controller in a single processor system, because of the overhead involved in the cache coherency protocols." Intel's been doing it for years with PPro & PII. Now low cost Celerons have the same full MP bus/memory controller as well. Elmer, I should have elaborated my statement to say "in a single-processor only system." There would be no reason for AMD to use an MP bus, unless they targeted they processor for MP applications. As Intel has found, slot 1 is not the most cost-effective solution for desktop CPU's. Intel has no intention of using Celeron in MP systems. news.com Scumbria