SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Yougang Xiao who wrote (38808)10/8/1998 1:42:00 PM
From: Paul Engel  Read Replies (2) | Respond to of 1578427
 
Yougang - Re: "and it also needs a fast enough part, which is where the 400 MHz K6-2 comes in. "

Too bad the systems won't see much of a performance increase - the L2 cache access for a 400 MHz K6-2 is the SAME as for a 300 MHz K6-2 - it is STUCK AT 100 MHZ.

AMD is realizing why Intel's Slot 1 (400 MHz Pentium II has a 200 MHz L2 cache access), Slot 2 (400 MHs Xeon has 400 MHz L2 cache access) and Mendocino (333 MHz Celeroan has 333 MHz L2 cache access) solutions are the right ones - and why sticking with Socket 7 is a real hindrance, especially since Sharpy chip is delayed.

Paul



To: Yougang Xiao who wrote (38808)10/8/1998 1:55:00 PM
From: Petz  Read Replies (1) | Respond to of 1578427
 
366? That's wacky if true. 366/66 bus is slower than K6-2 300/100 bus. K6-2-300, 100 MHz bus, Winstone 98 (business) = 25.7
K6-2-366, 66 MHz bus, Winstone 98 (business) ~= 24.8

Maybe its really 380 (95*4) with a predicted Winstone ~= 27.5
Petz