Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Maverick who wrote (38908)	10/9/1998 2:49:00 PM
From: Paul Engel	Respond to of 1573073

Maverick - re: " 500-MHz K7 complete with the Slot A architecture, 512KB of Level 2 cache memory. It is AMD's challenge to Intel's high-end Xeon processor and due in the first half of 1999. " Geee.. Isn't Intel already shipping 450 MHz XEONS today? Aren't they scheduled to ship 500 MHz Xeons/Tanners in Q199? Doesn't Intel offer XEONS with 512K, 1024 and 2048 KBytes of full speed L2 cache ? Why is the K7 limited to only 512K cache? Don't you know that for SMP applications that a large L2 cache will reduce bus activity and improve performance? Doesn't AMD know that? Paul