Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Maxwell who wrote (39029)	10/12/1998 1:25:00 AM
From: Paul Engel	Read Replies (2) \| Respond to of 1573927

MAxwell - Re: "Susan Strauss & 1. 24 million transistors compare to 9 million transistor K6-2 2. Die size is 1.4 cm^2 at 0.25 micron technology (it is about current Celeron die size). It will shrink to 0.7 cm^2 when 0.18 technology is introduced next year. " This actually sounds like the Sharpy chip. A 256K L2 cache will require 262,140 86 transistors = 12.6 Million transistors. 12.6 million + 9 million( for the K6-2) = 21.6 million transistors. So where is the HUGE CASH? 256 KiloBytes is NOT A HUGE CASH THESE DAYS ! It was big when Intel made the Dixon chip, but Intel is now making PA-8500 chips with > 1 Million KiloBytes cache and 140 Million transistors. I think AMD's K7 has to be bigger than what Susan Strauss is indicating. Paul