Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (39179)	10/13/1998 2:49:00 PM
From: Maxwell	Respond to of 1573591

High Priest: <<But where are the HUGE caches as advertised by Susan Strauss?>> Only 6 million transistors (+ a few more for redundancy) go in building the L1 cache. The rest of the transistors go in building the 9 execution units, especially the 3 powerful superpipeline FPU. The big cache Susan was referring to is the L1. There is no integrated L2. The chip is all logic. As you know the PII can decode 3 X86 instructions while the K6-2 can decode 2 X86 but most of the time it can only decode 1 because of dependencies and limitation of execution units. The K7 will fix this problem with innovative parallel processing ability. Its decoding and processing power is unbelievable. The full report will be published in the Microprocessor Reports. Maxwell