Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (39183)	10/13/1998 2:58:00 PM
From: Kevin K. Spurway	Respond to of 1573691

Re: "But when you get a cache miss, the K7 is going to suffer speed penalties compared to the Xeon or upcoming Coppermine and Cascades chips." Maybe AMD will produce a special 32k L1 version of the K7 to make you and others who want reduced performance happy. Kevin

To: Paul Engel who wrote (39183)	10/13/1998 3:04:00 PM
From: Joe NYC	Read Replies (1) \| Respond to of 1573691

Paul, But when you get a cache miss, the K7 is going to suffer speed penalties compared to the Xeon or upcoming Coppermine and Cascades chips You are probably right about Coppermine and Cascades, but with Xeon, it is going to be a lot closer. My bet is that average latancy of K7 + half-speed 512K compared to Xeon with with 512K full speed L2 would be lower. When (or if) you get to full 2 Megs on each, Xeon may be even or pull ahead. There may be a way to calculate this. There is a white paper on Cyrix Web site regarding the hit ratios and cache miss penalties for various configurations to guide a volunteer who wants to calculate this. Joe