SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (39209)10/13/1998 4:45:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1573892
 
What's the difference between memory controller (on chip - M3) and L2 cache controller (on chip - K7)?

Joe,

The M3 has an SDRAM interface (and controller) built into the core. This is also found in MediaGX and MXi. The K7 L2 cache controller interfaces to a "backside" L2 cache, like a PII.

K7 (and all other AMD and Intel CPUs) communicate with memory via an external dram controller, found in the north bridge.

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News