SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Yousef who wrote (39233)10/13/1998 9:46:00 PM
From: Y-fall  Read Replies (1) | Respond to of 1577171
 
Is this stock a buy?



To: Yousef who wrote (39233)10/13/1998 9:46:00 PM
From: Elmer  Read Replies (3) | Respond to of 1577171
 
Re: "Re: "K7 starts out at 600MHz with 200MHz FSB ..."
Maxwell, is this how the K7 was described today ... Were you just "joking" around again ??"

Maxwell just can't quite keep himself from pumping the K7 up a bit. You are correct, AMD said 500mhz and up, not 600mhz.

All in all I must say that I think this chip is not the chip Maxwell has been claiming. Where are the benchmarks? They are missing because they can only distract from the hype, not add to it. Where are the running systems? One can only conclude that they don't exist. Intel demoed a 804Mhz Katmai system in public for all the world to see a few weeks ago. There is a K7 system? There is talk of a demo at Comdex next month, but only to the secret in crowd invited into the back room where undoudtedly the cold storage unit will be well concealed. Intel demoed their Katmai in public at over 800mhz. The most surprising thing to me is the 128K L1. This is a very good idea in my mind but AMD has no on board L2. Why? Intel is already putting more SRAM onboard their Celerons than AMD is doing on their K7. The only reason I can see is that AMD has no confidence in their process and simply can't risk a big die. The offboard L2 interface will not match up to Intel's onboard L2 because Intel will be able to do a much wider data bus with the cache on the die than they would do off die. Too many pins would add too much to the costs of the package and the board. Intel will get greater bandwidth from their L2 as a result. The double pumped FSB is nice but the point to point interface serves no purpose compared to a P6 bus which doesn't saturate with less that 4 processors anyway, so what's the point?

In my view the K7 looks like a nice concept but hardly the fastest CPU in the world as Maxwell claimed. Todays foil flipping session was nothing more than that. No benchmarks and no silicon. Just more hype.

EP