Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (39273)	10/14/1998 12:55:00 AM
From: Ali Chen	Read Replies (2) \| Respond to of 1573683

Jozef, < latency matters a great deal.> Your conclusion is not quite correct. You may want to compare Xeon-512-low latency with P-II-512-high latency, with the same results. What really does matter in P-II architecture is the "Dual-Independent-Bus", where all write-backs and many other memory loads go in parallel with L2 transactions. Since most of the memory transactions do not block L2, the P-II architecture is much less susceptible to the FSB speed (at least for regular workloads which are not pathologically bounded by memory bandwidth) - check the same web site.