SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (39286)10/14/1998 10:15:00 AM
From: Steve Porter  Respond to of 1573211
 
Joe,

Brian might be right though. With a large (128K) L1 cache, you can hide some of the Rambus latency. Once Rambus get's going, it really gets going, so you could flsuh out large chunks of written back data at very high speeds and pull data in, at similiar high-speeds.

The trick to make RDRAM workis hiding it's front-end latency.

Steve




To: Joe NYC who wrote (39286)10/14/1998 8:34:00 PM
From: Brian Hutcheson  Respond to of 1573211
 
josef , thanks for the post on latency
Brian



To: Joe NYC who wrote (39286)10/14/1998 8:39:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1573211
 
RDRAM having higher latency than SDRAM.

Joe,

Exactly.

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News