SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (39313)10/14/1998 6:38:00 PM
From: Steve Porter  Respond to of 1573857
 
Tech:

RE: ITC.

If you could get it to work, you would save having to decode instructions, and also even having to look into the cache for them. The ITC would be like a scratch area, that could probably be searched in 1-2 cycles tops. Eliminating the decode portion of the pipeline would allow you to start decoding other instructions "for free". This would allow you to effectively preload the L1 & L2 caches for free, helping to hide DRAM latencies.

At least this is my take.

Steve




To: Tenchusatsu who wrote (39313)10/14/1998 7:26:00 PM
From: TGPTNDR  Respond to of 1573857
 
Tenchatsu: - re: ITC

You wrote <...the ITC will store decoded instructions so that the next time the instructions are needed, in loops for example, the x86 instructions wouldn't have to be decoded again...>

That's a great java answer, but one would hope that in the x86 sense it would also include the branch prediction algorithms up front resulting in directional control as well as decoding sense.

tgptndr


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News