SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (39366)10/15/1998 12:22:00 AM
From: Elmer  Read Replies (1) | Respond to of 1571978
 
Re: "How could AMD have dropped the ball on a chip that simply bolts a 256K cache onto the K6-2"

I think yesterdays K7 foil flipping and BS slinging session made it pretty clear that AMD is very reluctant to do large SRAM arrays. LI problems still lurking maybe?? It isn't fab capacity so what's wrong? It can't be that hard to slap on some SRAM. Like you said, Intel's been doing it for quite a while now.
EP


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News