Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (39377)	10/15/1998 2:24:00 AM
From: Tenchusatsu	Respond to of 1572372

<If AMD goes halfspeed backside bus they will get killed.> I think AMD really can't go for the on-die L2 cache with 0.25 micron K7, but they might give it a shot with 0.18 micron. Remember that adding only 256K of L2 cache isn't going to cut it for the K7 since (a) AMD stated that the minimum L2 cache size is 512K, and (b) that L1 cache is a freakin' 128K. So AMD will need to add at least 512K of L2 cache, but that's pretty tough on a 0.25 micron process. Even Intel doesn't dare go above 256K on 0.25 micron. Once the transition to 0.18 micron takes place, AMD will have larger transistor budgets to play with, allowing them to follow in Cascade's footsteps and stick the L2 cache on-die. Tenchusatsu