Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Maxwell who wrote (39427)	10/15/1998 8:01:00 PM
From: TGPTNDR	Read Replies (1) \| Respond to of 1573824

Maxwell WRT K7 World Fastest CPU - WOW!! (no content in message )

To: Maxwell who wrote (39427)	10/15/1998 8:03:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1573824

Thanks for the link, Max. Here's a quote from that article: <The L1-cache of the K7 is only 2 way set associative, opposed to the Katmai P-II which is 4 way. This means that the cache of the K7 is a bit less effective in random data accesses than the Katmai. Still, 2-way associative 128 KB L1-cache will always beat 4-way associative 64 L1-cache. Big is beautifull!> Well, that explains part of the whole question about the oversized L1 cache on the K7. AMD went to a simpler 2-way set-associative design for its L1 cache, instead of the 4-way implementation that Intel chose for its L1 cache. It's kind of a compromise between a very fast direct-mapped cache (which is prone to cache-thrashing) and a more sophisticated, but slower 4-way set-associative cache. Tenchusatsu