SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: MileHigh who wrote (8763)10/18/1998 2:05:00 PM
From: blake_paterson  Read Replies (1) | Respond to of 93625
 
Mile:

This runs counter to my (very elementary) understanding of embedded processors and memory interface. I had thought that in the embedded chip, the CPU is integrated directly w/ chip memory, therefore no need for RMBS. References in your article to BOTH L1 and L2 suggest to me that the RMBS interface, while built onto the die, is for the purpose of inteface w/ non-native RAM (off the chip). But CAVEAT EMPTOR: I know very little about this stuff.

BP



To: MileHigh who wrote (8763)10/19/1998 7:47:00 PM
From: Joe NYC  Read Replies (2) | Respond to of 93625
 
MileHigh,

Read this and tell me if it sounds like NSM's Jalapeno chip is embedding RDRAM? It states, "Cyrix has also designed a Rambus interface directly onto the die."

Cyrix is not embedding RDRAM on the chip. They are adding memory controller on the CPU chip. This memory controller supports RDRAM type of memory.

Memory controller is normally on the motherboard. Moving it on the CPU itself reduces delays.

Joe


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News