Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (39720)	10/20/1998 6:15:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1578938

<Show me ONE Celeron 300A that can be purchased at any store you want that can run at 3 * 100MHZ.> CitrusLover (tm PREngle), the theoretical Mendocino 300/100 was only to answer the guy who is claiming that the P6 core is inferior to the K6 core because of the P6's reliance on the back-side L2 cache. I wanted to counter with a similarly flawed argument. So I used Tom's tests to "prove" that AMD's higher-end K6-2 processors would be nothing without that 100 MHz bus, since Intel's low-end Celeron is providing comparable performance on a 66 MHz bus. The point is that you can't draw conclusions about a processor core's "superiority" just by seeing how well it can perform without an L2 cache (or a 100 MHz front-side bus, or even a Voodoo2 card, etc.) Tenchusatsu