Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (67404)	10/26/1998 6:40:00 PM
From: Tenchusatsu	Respond to of 186894

<Here's some info on k7, die size, cache sizes and 8-way Multi-processing.> Thanks for the link, Kash. This probably means that AMD has hired some small development teams to create 8-way server architectures using the K7. But as I said before, such 8-way K7 servers can't use SMP buses like the Xeon. Most likely, it'll be a network-like topology complete with multiple north bridges and a crossbar. Such a server sounds very exciting. But it also sounds extremely complex and expensive given that Digital servers with multiple Alpha processors run in the six-figure ranges, and we all know AMD is borrowing the Alpha platform technology. Tenchusatsu