Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Ed Sammons who wrote (40387)	10/30/1998 12:06:00 AM
From: Steve Porter	Read Replies (1) \| Respond to of 1574264

Ed, Compilers can only do so much with the x86 architecture. Add to this the fact that there is no way (for at least another 2 years) that AMD will get a speciic K7 optimization (k8, etc.) module into leading compilers and the fact that most companies are using compilers taht are a year or two old and you see where I'm going. Also x86 imposes rules that aren't there in certain risc architectures. For example, (I'm not sure on this), but I believe the AXP uses instruction snooping to preload the cache?.. I know the PA-RISC uses compiler hints for branching, much like Merced will do. So tehre are inherent advantages that limit the biggest drawback of performance (memory latency) that just can't be done with x86. Steve