Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Roads End who wrote (9372)	11/9/1998 2:17:00 PM
From: MileHigh	Read Replies (1) \| Respond to of 93625

Try this article. MH To: +REH (0 ) From: +REH Thursday, Oct 8 1998 5:10PM ET Reply # of 42 AMD Licenses Direct Rambus For K7 Line Oct 08, 1998 (Tech Web - CMP via COMTEX) -- Advanced Micro Devices Thursday said it will adopt the Direct Rambus dynamic RAM memory interface for the K7 microprocessor line the company is readying for next year's PC market. The K7 will support Direct RDRAM and existing PC-100 SDRAM with separate chip sets. Though it has stumbled in the processor arena, the Sunnyvale, Calif.-based rival to Intel has begun to make progress in the growing sub-$1,000 PC market with its cost-conscious K6 CPU design. Next year, AMD will attempt to break into Intel's market stronghold with the K7, which is aimed at so-called performance-class PCs. With the bulk of the high-end PC industry planning a shift to the Direct RDRAM interface next year, AMD saw the memory's 1.6-gigabyte-per-second bandwidth as a necessary ingredient to its original equipment manufacturing strategy, according to Richard Heye, vice president and general manager of the company's K7 division. "From our road map, if you look at the commodity DRAM market going forward for the next couple of years, the next consumer-level DRAM is going to be Direct RDRAM," Heye said. AMD, whose chip sets, to now, have been manufactured by third-party suppliers, did not release Direct RDRAM chip set development details or indicate when it would bring the device to market. AMD's approach differs from that of Intel (company profile), whose Camino chip set will support Direct RDRAM, and, through use of a specially designed memory module known as a synchronous-RIMM, will be backward compatible to PC-100 SDRAM. Instead, AMD opted for two separate chip sets that it said will give its customers greater flexibility in choosing memory options. "One thing we expressly elected not to do was to tie the fate of the K7 directly in with Rambus," Heye said. As for S-RIMM compatibility, AMD is still exploring the option. "We're looking at that right now, but we haven't made any decisions," Heye said. "We'll look at the market and do whatever makes our OEMs happy." For Rambus, whose royalty-based licensing model created waves when it entered the price-sensitive DRAM market, the AMD deal further validates its architecture. "I think that Intel and AMD combined now have about 95 percent of the x86 CPU market," said Subodh Toprani, vice president and general manager for Rambus' logic division. "In the PC space, that makes Rambus the standard."

To: Roads End who wrote (9372)	11/10/1998 1:45:00 PM
From: Alan Hume	Respond to of 93625

Hi Steve AMD : RMBS/SLDRAM Here is a further publication dated October 15th "By Thomas Pabst Why AMD's K7 will be Intel's toughest competitor ever 1.The CPU Bus As already pretty well known, K7 and thus Slot A is not using Intel's P6 GTL+ bus protocol, but Digital's Alpha bus protocol ‘EV6'. EV6 has got a lot of architectural advantages over GTL+ already, like e.g.the ‘point-to-point topology' for multi-processing, but in case of the K7 it's even running at 200 MHz. This means that it looks as if K7 will be the first CPU that can really take advantage of the high bandwidth memory types like direct RDRAM and DDR SDRAM. Intel's GTL+ running at 100 MHz has a peak bandwidth of only 800 MB/s, at 133 MHz it will have only 1066 MB/s, so that you wonder why Intel's next chipset for Katmai will have direct RDRAM support. Direct RDRAM as well as DDR SDRAM running at 100 MHz offers a peak bandwidth of 1.6 GB/s and this bandwidth is only met by K7's 200 MHz EV6 bus. I guess that AMD will have to thank Intel for pushing direct RDRAM, because K7 seems to be the first CPU that will really need it. Once again in short: K7's EV6 offers excellent multi processor support, the highest bus bandwidth and is over all superior to GTL+. 2.L1 Cache K7 will have no less than 128 kB L1 cache, 64 kB data and 64 kB instruction cache. Pentium II is currently equppied with a quarter of that and it's rumored that Katmai may have at least 2x32 kB and thus half the L2 cache sizeof K7. The large L1 cache is one of the requirements for very high CPU clock speeds, and K7 was specially designed to reach those very high clock speeds. 3.L2 Cache 7 will come with a backside L2 cache as known from Intel's P6-architecture. AMD will be pretty flexible with this L2 cache. The K7 CPU has an internal tag RAM large enough for 512 kB L2 cache, but AMD is also planning K7-versions with no less than 2 MB up to 8 MB, using an additional external tag RAM as Intel does in case of the P6 CPUs. The L2-cache speed will range from 1/3 to full CPU speed and it's planned to use ‘normal' as well as double data rate (DDR) SRAMs for this L2 cache. The flexible L2-cache design will enable AMD to do the same as what Intel does. There will be main stream, workstation and server versions of K7, determined by the L2 cache size and speed. The K7 will have an address space of 64 GB as Intel's Deschutes core, and Slot A will be limited to 4GB addressable space as in case of Slot 1. The cacheable limit of K7 will also be the full address space of 64 GB. 4.Clock Speeds Dirk Meyer, the chief engineer of AMD's K7, is an ex-Alpha guy. Thus it shouldn't surprise any of us that K7 was designed with very high clock speeds in mind. K7 is already now running at 500 MHz. By the time of the launch of K7 in 1H99 we should expect clock speeds way beyond that. K7 has very deep buffers to enable those high clock speeds, offering up to 72 x86 instructions in flight. 5.The Floating Point Unit Haven't we been taught by Intel how important the FPU is all those years? Well, it's looking pretty obvious that K7 will smoke Intel's P6 FPU. K7 offers no less than 3 (three!) out-of-order, fully parallel FPU pipelines. The good old disadvantage of the non-Intel CPUs in terms of FPU-performance will be history with K7. The upcoming seventh generation AMD processor will run CAD or rendering software faster than the Intel CPUs. That is almost a revolution. 6.The K7 Integer Micro-Architecture I guess that a discussion of AMD's new features in K7 would lead to far for most of you, but let me still name a few. Three parallel x86 instruction decoders that translate the x86 instructions in fixed length ‘Macro-Ops' feed the K7 72-entry instruction control unit. Each of those ‘Macro-Ops' can consist of one or two operations. There are two different decoding pipelines that do this job, the ‘direct path' decoding common instructions very quickly and the ‘vector path', looking up complex x86 instructions in the ‘Macro Code ROM' or ‘MROM'. The instruction control unit issues the Macro-Ops to either the Integer Scheduler or the FPU/Multimedia Unit. The integer scheduler can hold up to 15 Macro-Op-entries, representing up to 30 operations at a time. Its job is to distribute up to three independent operations to the three parallel integer execution units, each of them accompanied by a address generation unit. The address generation units are responsible for making load/store operations most sufficient, by optimizing the utilization of the L1 data and the L2 cache as well as main memory reads/writes.