Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (41276)	11/11/1998 7:51:00 PM
From: Yousef	Read Replies (2) \| Respond to of 1572612

Paul, Re: "That is excellent process scaling !" Yes, Intel has done an excellent job of achieving a 50% scaling with their .18um process. I don't believe that SRAM design use all the metal layers. In fact, probably only the first three or four metal layers are used. The remaining metal layers are used for CPU routing. My understanding is that Intel achieved the density by tightening some enclosure even further than expected from their .25um process. Good examples (and important enclosures) are the metal enclosures of contacts/vias, island enclosure of contact, and poly to contact spacing. I will get more details from the presentation in December. Make It So, Yousef