Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Kenith Lee who wrote (41409)	11/13/1998 1:57:00 AM
From: Yousef	Respond to of 1572605

Kenith, Re: "If Intel can sucessfully print 140nm gate, don't you think they will make use of it ..." Kenith, you are speaking "craps" again (and again). You really don't understand devices/FET's, do you ?? If the gate length is reduced well below the design limit of the FET, then the Vt will be reduced and Ioff will increase along with Hot Carrier Injection (HCI). This is why the .18um generation uses a thinner gate oxide (~25A) than the .25um generation and a lower operating voltage (1.5V-1.3V). I really don't have time to give you a "lesson" on sub-micron FET's. <ggg> Make It So, Yousef