Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (68566)	11/15/1998 12:56:00 PM
From: jim kelley	Read Replies (2) \| Respond to of 186894

For high end servers it makes more sense to have an overall architecture rather than just an I/O architecture. There needs to be an memory as well as a processor design. The ability to R/W to memory at a 3.2 GB rate can be done at lower clock speeds by use of interleaving and increased parallelism in the memory and bus designs.Point to point connections for the duration of transfer is essential. Balanced memory hierarchy design is essential. Backwards compatibility requires special bus protocol converter chips. Is Intel doing anything to address this larger issue?