Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Ed Sammons who wrote (41524)	11/16/1998 1:40:00 AM
From: Elmer	Respond to of 1574205

Re: "Actually the Xeon's have full speed .5-2MB BSB at 450MHz. If I remember correctly, the K7 BSB can run at either full or half speed. Your seem to question AMD's ability to test K7's full speed BSB, however you do not question Intel's ability to test the full speed BSB of the Xeon. Why is that? You seem to be saying that AMD can not afford the required testers, but do not question Intel and the full speed BSB of the Xeon. Won't Intel be in the same situation when the L2 cache is placed on the silicon in .18um? Did Intel piss away beaucoup bucks for testers?" Yes, Intel pissed away beaucoup bucks, but they have beaucoup bucks to do the pissing. Consider that AMD's profits last quarter were only a fraction of the cost of a single highspeed tester. How much volume do you think AMD would ship with one tester? Intel is moving the L2 on die, perhaps as much as 2 meg, or more. They can see the handwriting on the wall. They can do it. They have the yields on their sram arrays. The K7 won't live for long with off chip L2. It all gets back to process and yields. EP