Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Nancy McKinney who wrote (9696)	11/16/1998 5:54:00 PM
From: MileHigh	Read Replies (1) \| Respond to of 93625

Nancy, Seems like Transmeta is a LOOONG way off. Also, could be that they need to utilize RDRAM. The techies need to weigh in on this one... MileHigh Patent hints at Transmeta's plans By Ron Wilson EE Times (11/13/98, 2:09 p.m. EDT) SAN JOSE, Calif. — A patent granted to Transmeta Corp. may give an early glimpse into the highly secretive startup's architecture and business plan. The 1996 patent, which covers techniques for recovering from exceptions while one processor is executing code translated from another processor's instruction set, describes a preferred embodiment that may in fact be the Transmeta chip. The architecture is a simple VLIW implementation with multiple integer, floating-point and load/store units. Added hardware features tune the architecture to work with an on-the-fly code translator patterned after X86-code-conversion software from the former Digital Equipment Corp. The design includes large numbers of integer and floating-point registers — 64 and 32, respectively — to increase flexibility in renaming and in mapping target machine registers. In addition, the patent describes a 2-Mbyte translation cache to hold translated code that may be executed more than once. Transmeta envisions a software translator that both converts X86 (or other) code to the native primitive operations and then schedules and packs those operations into VLIW instructions, leaving the results in the translation cache. The patent describes a device with one-quarter the transistor count of a Pentium Pro that could run X86 code faster than any then-extant X86 chip. Transmeta was founded by David Ditzel, a key architect behind Sun's Sparc processor, and has been variably rumored to be working on a Java chip, an X86 clone and a media processor

To: Nancy McKinney who wrote (9696)	11/16/1998 8:54:00 PM
From: wily	Read Replies (1) \| Respond to of 93625

>>Just one quick question---is the new chip by Transmeta any threat to Rambus? Discussion on Intel thread (if this helps any)---Ed: Jock - Re: "any comments on the potential threat to Intel's hegonomy that the new chip from Transmeta poses?" Transmeta has been working many years and still hasn't got their first chip completed. Meanwhile, Intel is designing at least 6 or advanced CPUs, chips sets to go with them, graphics chips, etc. Intel also has the fab capacity to make >100,000,000 CPUs per year and will be introducing 0.18 micron versions of their processors by mid 1999 - possibly a bit sooner. TransMeta will make as big an impact as IDT's WinCHIP - maybe even bigger. Paul ******************************************************************* Jock, Here's a quote from the article that you linked to: <The upshot is this: sections of the patent (No. 5,832,205) discuss a chip that can translate Intel chip instructions into a more advanced format referred to as VLIW (Very Long Instruction Word). VLIW is a catch-all term for a variety of technologies that essentially combine many simple computer instructions into a single long instruction which can then be executed more efficiently and quickly than current computer code.> This looks a lot like Merced. As we all know, Merced can translate legacy x86 instructions (now known as IA-32) into the new IA-64 instructions. IA-64 is called EPIC technology (Explicitly Parallel Instruction Computing), and it similar to the VLIW technology that Transmeta seems to be pursuing. <GEEK MODE ON> I know of two problems with VLIW: code bloat and little flexibility for future CPU designs. The first problem could probably be solved via brute-force buffering, much like AMD's K7 CPU. The second problem is especially tough because the structure of VLIW instructions depends heavily on the execution unit structure within the CPU core. This means that to go from one generation of VLIW to the next, you'll have to recompile your code. I think Transmeta may be using the IA-32 to VLIW translation as an abstraction layer to solve the second problem. Thus, the VLIW core can be interchanged between CPU generations without require code recompiling, thanks to that translation layer. <GEEK MODE OFF> The big catch is that Merced's compatibility with IA-32 serves mainly to "grease the skids" to IA-64, Intel's new direction for servers, and perhaps for high-end desktops in the mid-future. But Transmeta's design is geared exclusively towards IA-32 execution, so potentially it could do better than Merced on IA-32 code. It remains to be seen whether Transmeta's approach to CPU design is actually faster than Intel's upcoming Willamette (P7) core. My guess is that it won't. In conclusion, right now, Transmeta looks more like a cool engineering project than a threat to Intel. The Transmeta design looks neat in theory, but in practice, who knows? Tenchusatsu ***************************************************************** potential threat to Intel's hegonomy that the new chip from Transmeta poses? As much as the PowerPC chip did? ****************************************************************** Ten, <The upshot is this: sections of the patent (No. 5,832,205) discuss a chip that can translate Intel chip instructions into a more advanced format referred to as VLIW (Very Long Instruction Word). VLIW is a catch-all term for a variety of technologies that essentially combine many simple computer instructions into a single long instruction which can then be executed more efficiently and quickly than current computer code.> This looks a lot like Merced. As we all know, Merced can translate legacy x86 instructions (now known as IA-32) into the new IA-64 instructions. IA-64 is called EPIC technology (Explicitly Parallel Instruction Computing), and it similar to the VLIW technology that Transmeta seems to be pursuing. VLIW simply places a group of instructions into a predictable position for parallel decoding (and possibly parallel execution.) The reason that Merced does the x86->VLIW translation is because it has too, not because there is any performance advantage. The value of VLIW in Merced is for native IA64 compiled code. Transmeta is not doing anything to the compiler. They are simply converting each x86 instruction into a fixed set of parallel smaller instructions. I'm not sure what the value is to doing this since most x86 instructions are read-modify-write, which obviously can't be executed out of order. If all they have to offer is this idea, I won't be holding my breath waiting for TransMeta to take over the x86 world. Scumbria ***************************************************************** Re: Transmeta and Merced You explained it better than I could. Like you said, it's hard for me to see the value of translating x86 instructions into VLIW. A conventional out-of-order RISC core like P6, K6, and K7 would be much better suited toward uncovering the instruction-level parallelism within the legacy x86 architecture. Tenchusatsu ******************************************************************** techstocks.com techstocks.com techstocks.com techstocks.com techstocks.com

To: Nancy McKinney who wrote (9696)	11/16/1998 9:04:00 PM
From: unclewest	Read Replies (2) \| Respond to of 93625

hey nancy, ok! i'm glad you stuck around. the rambus story is hard to leave, isn't it? i've said before that every stock has a story and we all buy shares based on how much of the story we believe. the fact is that we have only 2 analysts following the stock. i'm not certain that there are that many. H&Q pulled their analyst about the same time last month that fidelity mutual funds were buying over 3 million rmbs shares (coincidence?). before he left, he stated that in view of recent announcements, future earnings needed to be restated, but it hasn't been done by anyone who knows anything except milehigh. rambus is not now closely followed by any major brokerage that i know of. this will change, but near term it provides opportunity. the co has a near lock, since intel announced 2 weeks ago that they were giving 500 million dollars to mu to switch to rmbs production. i wish someone would give me $500,000,000.00 to produce a product and then promise to buy all that i produced. the rmbs product is protected by patents and now, more importantly, signed contracts with every significant tech company in the world. rmbs has monopoly potential. the thread has been concentrating on the use of rmbs tech in pc's. statements from the ceo and now news releases from most major tech corporations are indicating virtual unlimited high tech uses for rmbs beyond pc's. most interesting to me is the earnings stream for this company doesn't even ramp up for a few more months. so there is still a bit of time to get in very low. with all of the production announcements, i see earnings blasting forward beginning in june 99.