Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (43413)	12/15/1998 1:40:00 AM
From: Paul Engel	Respond to of 1572692

McMannis - Re: "This is the way it was supposed to be. So what the heck did we ever need Sloth 1 for?. " The Slot 1 was developed in late 1995 and 1996. It was an engineering solution to a problem of coupling high speed L2 cache - external - to a very fast CPU with a backside L2 cache. In mid-1998, Intel's wafer fab process yields had matured enough to permit Intel to add L2 cache directly to the CPU, eliminating external SRAM chips. This development was almost 3 years after the Slot 1 development was started. The on-chip L2 cache, available now in Intel Celerons, allows Intel to use a PGA-type socket. Three years ago, this was not possible. Today it doesn't seem possible for AMD. Paul