Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (43563)	12/16/1998 7:26:00 PM
From: Petz	Respond to of 1585094

Tenchusatsu, re:low improvement after doubling L1 Don't L1 caches use LRU (least recently used) algorithms to determine which data gets deleted? Perhaps Intel made a tradeoff and got rid of LRU for the bigger L1. This may pay off when streaming data to and from the KNI unit from RAMBUS memory. The KNI unit is effectively increasing the number of execution units vying for L1 data on the Katmai (as Steve Porter mentioned). So bigger L1 may only help with code which includes heavy KNI usage. Petz